A prototype d a t a acquisition(DAQ) system for the BELLE silicon vertex detector has been constructed. We measured its performance using a test board for front-end readout system emulat,ion. While signals are generated in a test module, the process sequence of interrupt, d a t a transfer, digitization are set up as a design which we will adopt in the final production. In this report we discuss the detail of the DAQ system and its data 1)rocessiitg capability. We, then, conclude that the prototype system i s satisfied with the requirement initially given to the system construction.
I. INTRODUCTION buffer managing.
In the present report we discuss system performance of the minimal unit of the d a t a acquisition system and its access t o the VME bus. T h e minimal unit consists of a d a t a scanner and slave memory modules, the functionalities of which will be discussed in the following section. We use total 48 of the minimal unit in the SVD total DAQ system. These units are processed concurrently according to the distributed parallel nature. Acquaintances from the measurement and evaluation of the system performance of the minimal unit is very substantial for prediction of the total SVD DAQ system performance. Although each component of the minimal unit is still prototype, we construct the system based on the final electronics design with final device components. Therefore the numbers cited in this report will be equivalent to the ones observed in the completed DAQ system.
We are constructing a silicon vertex detcctor(SVD) for the BELLE experiment a t I<EI< the major purpose of which is 11. THE PROTOTYPE DATA ~~~ to exploit CP-violation expected to be occurred in B meson decays from T(4S)s produced by e+e-collisions. T h e da.ta taking of the BELLE det.ect,or is planed to be beginning of 1998. The detailed disctrssioii of t,he tiet.ect.or design, experimental mot,ivat,ion a.s well a.s {.he p1a.ned schedule will be found in [l] where furt,her references a.re also cited.
The silicon vert,ex det,ector comprises 32 detector modules with double sided readout scheme. This detector component is installed i n the very vicinity of the e+e-interaction point in the BELLE detector. For the SVD structure we adopt a concentric two super layers with an octagonal configuration around the beam pipe. T h e radii of inner and outer layers are 27 miii and 48 min. One super layer has two sub-layers and one sub-hyer has one detect,or module. In the present. design of t.lie det,ect,or we will have about 100000 readout, channels.
In order t o malie a d a t a processing of such a.n amount of readout channels within a t most 200 p e c to keep the live time greater than 90 % with 500 IIz trigger rate, we have designed the SVD Data acquisition(DAQ) system incorporating some novel features. These are, for example, application of a distributed parallel mechanism of the d a t a accumulation for each detector unit of the SVD and introduction of a CPU chip in the very front-end system for ACQUISITION SYSTEM In this section the components used in the prototype system are overviewed. T h e actual design of the SVD DAQ system contains a readout LSI board and so called DMA master module besides the d a t a scanner and slave memory module. In the current prototype test, instead of using the readout system on the LSI board, which comprises a preamplifier and its control circuit, we use a simple circuit for emulation of signals (analog and digital) which come from the detector readout system.
T h e DMA master module is a VME module t o merge the addresses of d a t a which are fragmentized over several slave memory modules and to collect and build one contiguous event d a t a via a local address bus and the VMEbus. We have designed the system already. Since its functionality will be best displayed when more than a few minimal units are taken part in the d a t a taking, we will not urge ourselves t o its construction. 
A. Data Scanner board

B. Slave Memory Module
While the DS boards are put in the vicinity of the detector due to analog signal transmission but apart about 1 m in order to avoid EMI, we have to bring the event d a t a to the VhlE buffer where the BELLE central DAQ system can access. Then as the third stage of the d a t a processing, we introduce a slave memory module(SMM) board.
This board receives the d a t a from a DS board, which are sent through the links, and put them into the dual port RAM(DPM) from the Transputer side. T h e another port of the DPM is faced t o the VME d a t a bus. 
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S E T U P O F T H E PROTOTYPE SYSTEM
T h e prototype DAQ system, which we constructed consists of one set of the minimal system(DS and SMM boards) and one VME master system, which we use a board of SGS Thompson(INM0S) product called B016 [3] for the current setup. T h e emulation of the detector signal is made by a circuit which generates analog hit signals and their channel numbers (digital signals). We call this circuit board as the readout emulation board. T h e height of the analog signals and the channel numbers are adjustable by the Transputer although all the channels have the same analog signal and the number of the hit channels are always fixed as 28. This number is determined as an average number of hits for a minimal unit or equivalently for a detector unit in the inner super layer. T h e number of channels processed is smaller than the total number of channels connected to one minimal unit which is about 2000. This is due to application of the sparcified d a t a scan technique installed in the readout system. BO16 is a VME module and contains the Transputer T801 and the 4 Mbytes memory which is not a DPM but we can access from both the Transputer side and the VME bus side. We can use this as a VME master or slave by changing the internal configurat,ion accessible from the Transputer side. Fig. 3 Setup diagram of the prototype DAQ system with emphasis on the Transpiikr network
The d a h taking seqticnw is as follows; a. forced Trigger is generated by the Transput,cr on the DS according to a Poisson distribut,ion wit.11 a mean frequency, an interrupt is occurred for this Trigger to let the Tra.nsputer to move d a t a from the FIFO to its event buffer and reset the readout emulation board so that it ca.n accept the next Trigger, the d a t a stored in the event buffer is sent to the SRilhl via the INMOS link, all of these three processes are run parallel and independently, the DPR'I buffer on the ShZM is managed by two Transputers in which t,he input side is controlled by one on the SMRI while the out,put side is done by one on BOlG, actually, the d a t a sequence is terminated when the SMM is acknowledged to the dat.ast,robe of BO16.
IV. R.ESULTS
The buffer managing system working in the DS Transputer makes possible the system reset just aft,er an event information is stored in tlie event, hiiffi:r. 'The syst,cm can be ready for (,lie next, Trigger heforc t,hr dat,a are sent, and stored in the VME buf€(:r. T h u s the c,apal)ilit>y of t.he front end system is deterrnined simply with nieasurement of the live time fraction of the DS system, which 1ia.s been already published in [4] For the present situation we can not vary the event length in the measurement due to the hardware constraint. In order to extend this measurement for the general consequence of system performance, we performed a Verilog system simulation for the current prototype system. After we found good agreement of the d a t a shown in Figure 4 with the simulation, we studied the live time fraction in terms event length for various Trigger rate. In Figure 5 we show a plot of this relation. T h e abscissa is indicated in byte for the event size. We design the event format with a unit of eight bytes for one hit. T h e detailed discussion of the simulation for the SVD DAQ system is found in [a]. T h e next measurement is concerned with output capability of the minimal system to the VMEbus. We measured the transfer rate in the VMEbus from the DPM of the SMM to the current master system of B016. In this measurement we varied the minimum data size with 20, 200 and 800 bytes for one event transfer. We stored some artificial data with various length in the DPM of the SMM and moved them to BO16 buffer. Then we measured the d a t a transfer duration in terms of the total buffer length to be transferred for these three transfer unit. All three curves are fitted well with a simple linear form. T h e fitting results are also shown in the figure. The offset of a fitting line means the time needed for initialization of the d a t a transfer. T h e offsets of the lines are scaltered in 60 pseck30 psec. An inverse of the linear coefficient is the transfer rate. For the transfer unit of 200 bytes, the transfer rate 4.8 Rlbytes/sec is observed from its slope. If total 1000 hits are generated in the whole detector units of the SVD under 500 Hz trigger rate, the band width of a t least 4 Mbytes/sec is required because of 8 I<bytes/2 msec. T h e present measurement of 4.8 hlbyteslsec is just passed this criteria. In this prototype setup, we used BOlG as the Vh4E master. If we use anot,her VMEbus master module which will access the VMEbus faster than the BO16 module, we can achieve higher rate of the event transfer without any modification of the minimal syst,em. We checked this possibility. For four bytes transfer of the SiMhf, it firstly asserts AS*(address strobe) which is indicated i n the second wave in the logic analyzer wave chart shown in Figure 7 . -. . After three clocks, it sets DTACI<( Data Acknowledge) and waits. At three clocks later than the assert.ion of DSO* or DS1* by the master modnle 13016, t.he SMM deasserts the DTACK. Then the sequence is t,erminated. The SMhl needed three clocks for its reaction time. Time duration between the DTACK asserted by the SMM and the assertion of the DSO or DS1 is due to the response time needed for the master module. In the present case, BO16 takes about seven clocks as one can count from Figure 7 . If we use a master module of the most ideal one which takes only one clock for this time duration, the four byte transfer takes only seven clocks(3+3+1). T h e SMM is driven with 33 MHz clock. We will be able to achieve 15 MByte/sec d a t a transfer. It is, thus, the VMEbus master but not the ShlM module which binds the d a t a transfer rate from the SMbI to the master module.
V. SUMMARY
In the present study, we made a prototype system of the SVD DAQ. Actually the system is a minimal part which consists of one DS and SMM. T h e detector signals emulated in the readout emulator board are successfully processed through the DS, SR4M and eventually stored in a Vh4E memory buffer.
Although the hardware systems are still prototype, we confirmed all intended operations of the hardware and software are worked as our expectation. T h e DS live time fraction is more than 94 % with the Trigger rate of 1 KHz when the number of hits is about 30. T h e d a t a of the live time fraction versus trigger frequency is well agreed with the verilog system simulation so that we can predict this relation with other event sizes.
We measured the VMEbus event transfer rate from the ShlM to the master system B016, which we used temporarily in this setup. T h e rate was found 5 Mbytes/sec. This value is just satisfied with our requirement of the data transfer which is to transfer 10 KBytes with in 2 msec. However, after the inspection of the timing chart of the VhlEbus transfer, we found that the transfer rate is bound by the access speed of the master module. If we can use another master modules or construct dedicated one, we can achieve the transfer rate up to 15 Mbytes/sec.
